-
西文非书资料1.Verilog digital system design Register transfer level synthesis, testbench, and verification = Ve... Y/TP312/N316-2
馆藏复本:0
可借复本:0 Navabi, Zainalabedin.
Publishing House of Electronics Industry : 2007.
(0) 馆藏 -
中文非书资料2.Verilog数字系统设计:RTL综合、测试平台与验证:register transfer level synthesis, testbench, and ver... Y/TP312/8090
馆藏复本:0
可借复本:0 纳瓦毕,
电子工业出版社 2007
(0) 馆藏 -
西文图书3.Verilog digital system design : Register transfer level synthesis, testbench, and verification =... TP312/N316-2
馆藏复本:2
可借复本:1 Zainalabedin Navabi著 ; 夏宇闻改编.
Publishing House of Electronics Industry ; 2007.
(0) 馆藏 -
中文图书4.Verilog数字系统设计:RTL综合、测试平台与验证:register transfer level synthesis, testbench, and ver... TP312/8090
馆藏复本:5
可借复本:4 (美) Zainalabedin Navabi著
电子工业出版社 2007
(0) 馆藏